Semiconductor

Japanese |  English |  Chinese

Panasonic Semiconductor HomeSemiconductor > Products > Analog Master Slice Service

Analog Master Slice Service

What is Analog Master Slice Service?

Analog Master Slice is a wafer with pre-fabricated transistors, resistors and capacitors.
Original analog ASIC design can be created quickly by connecting the individual devices.
It is the most cost effective way for small quantity production or engineering samples making.

Analog Master Slice Overview


Fulfilling customer's needs for analog IC

Our service is useful for the following situations:

  • Short turnaround time, low cost custom IC (analog ASIC) development for small quantity production.
  • Integrate peripheral microcontroller circuits for mounting area reduction.
  • Integrate peripheral analog circuits to keep design within the IC so as to prevent possible design imitation by others.
  • Small quantity of engineering samples with short lead time for system verification.
  • Required circuit could not be designed due to the small degree of freedom in the programmable analog IC / FPGA.
  • Require up to 14V bipolar circuit, but could not find an appropriate Si foundry.

Return to Top


Features

Low cost and short turnaround time

Analog master slice provides low cost and short lead time of standard 3 weeks (fastest 2 weeks) from tape out to completion of engineering sample.
Customer is only required to do wiring design into the master slice which provides components like transistors, etc., thus reducing cost and lead time for development of analog custom IC. In addition, with industry commonly used devices in the master slice and providing flexibility in IC design, the master slice contributes to reducing components and analog circuit design time.

Integrate 14V operating voltage, low power consumption analog circuit design

Analog master slice is suitable for integrating analog circuits up to 14V operating voltage.
By using the 0.8um complementary BiCMOS process, high cutoff frequency (ft) v-PNP transistor can be used and high speed, high performance, low power consumption operational amplifier of gain bandwidth (GBW) above 20MHz can be designed.

Allows 3 design environment

Analog master slice allows 3 design environments.
For process design kit (PDK), OrCAD / Pspice, Gateway, Virtuoso Analog Design Environment can be used.

Flexibility which allows small production quantity and engineering samples

Analog master slice allows small monthly production quantity of above 1000pcs and production of only engineering samples. Master slice allows flexibility of making engineering samples to fully custom ASIC development.

Expanding line-up

Depending on the required functions and circuits, analog master slice provides a wide line-up of selection. The analog standard version and mixed gate array (mixed signal) version are released for custom ASIC development.
Mixed gate array (mixed signal) version allows custom circuits of up to 800 gates including analog circuits. (Note: Brief overview of number of gates available.)
We provide optimum performance analog circuits for compact versions which meet package size SSOP16/24/32.


Return to Top


Applications

Application for sensor analog front-end

This application is example of sensor analog front-end. Instrumentation amplifier, BGR(Band Gap Reference), reset circuit, filter circtuit and bias circuit are embedded in analog master slice.

Application for sensor analog flont-end

Circuit example

Example of OP Amp array and Transistor array.

Circuit example

Return to top


Line-up (Module Type)

Three types of Analog Master Slice are available depending on the scale of digital or analog circuits.

Line-up Small die size Analog Standard Analog Embedded gate-array
Status Mass Production Mass Production Mass Production
Type name AN930 series AN940 series AN950 series
Image Analog Master Slice AN930 series Analog Master Slice AN940 series Analog Master Slice AN950 series
Analog
elements
Capable the numbers of analog circuit Op-Amp 7 to 14 Op-Amp 27 to 54 Op-Amp 13 to 26
NPN Tr. 312 1,190 588
PNP Tr. 312 1,200 588
P+ diffusion
resistor
40KΩ: 64
10KΩ: 1,024
5KΩ: 972
40KΩ: 200
10KΩ: 3,580
5KΩ: 3,370
40KΩ: 40
10KΩ: 2,000
5KΩ: 2,400
P-type
Poly-Si
resistor
5KΩ: 928
2KΩ: 1,660
5KΩ: 2,300
2KΩ: 8,800
5KΩ: 1,250
2KΩ: 1,000
SiN capacitor 5pF: 104
2pF: 16
5pF: 234
2pF: 52
5pF: 84
Analog IP Available from Nov 2013
Digital Gate Array None None 2,600Gate
(NAND converting)
(Gate ratio 30 to 40%)
MOS switch NMOS: 16
PMOS: 16
NMOS: 52
PMOS: 52
NMOS: 26
PMOS: 26
Logic NAND: 28
NOR: 28
INV: 56
DFF: 20
EXOR: 8
NAND: 60
NOR: 60
INV: 120
DFF: 36
EXOR: 12
None
Digital I/F None None None
1 Time PROM - - -
Package
  • Click on the package to get the package information
  • Please contact us for other packages not listed above.
SSOP16
SSOP24
SSOP32
QFP48
QFP56
QFP64
QFP48
QFP56
QFP64

Return to Top


Line-up (Array type)

3 series of new array type with increased number of transistors including high current transistors are added in the new line up.

One time PROM (OTP) and high current transistors will be implemented in the new array type line up, ADC/DAC is under consideration. With respect to the exisitng module type, there is no change to the chip size, PAD placement and logic cell module.

Line-up Small die size Analog Standard Analog Embedded gate-array
Status Available from Dec 2014 Available from Dec 2014 Available from Mar 2015
Type name AN931 series AN941 series AN951 series
Image Analog Master Slice AN931 series Analog Master Slice AN941 series Analog Master Slice AN951 series
Analog
elements
Capable the numbers of analog circuit Op-Amp 8 to 16 Op-Amp 32 to 64 Op-Amp 16 to 32
NPN Tr. 480 1,152 576
NPN Tr.
for input
128 512 256
NPN Tr.
for output
112 224 112
PNP Tr. 288 1,152 576
PNP Tr.
for input
128 512 256
PNP Tr.
for output
112 448 224
P+ diffusion
resistor
10KΩ: 768 10KΩ: 3,072 10KΩ: 1,536
P-type
Poly-Si
resistor
5KΩ: 1,364
2KΩ: 1,480
5KΩ: 2,248
2KΩ: 5,320
5KΩ: 1,124
2KΩ: 2,660
SiN capacitor 5pF: 72
2pF: 64
5pF: 168
2pF: 256
5pF: 84
2pF: 128
Analog IP Available from Mar 2015
Digital Gate Array None None 2,600Gate
(NAND converting)
(Gate ratio 30 to 40%)
CMOS Tr. AMP: 32
SW: 56
AMP: 128
SW: 224
AMP: 64
SW: 112
Logic NAND: 28
NOR: 28
INV: 56
DFF: 20
EXOR: 8
NAND: 60
NOR: 60
INV: 120
DFF: 36
EXOR: 12
None
One Time PROM (Zener ZAP) - 12bit 12bit
Package
  • Click on the package to get the package information
  • Please contact us for other packages not listed above.
SSOP16
SSOP24
SSOP32
QFP48
QFP56
QFP64
QFP48
QFP56
QFP64

Return to Top


Collaboration with customers

Collaboration Model

Analog Master Slice is flexible for design collaboration with customer from specification design to full design including circuit and layout design of custom ASIC for engineering samples making.

Analog Master Slice Collaboration Model

∗ Available from 1000pcs/Lot


Collaboration flow for the development.

The collaboration flow for analog ASIC development is as shown below.
Below are the possible 3 examples of the collaboration.
There are several options based on customer's requirement.

Analog Master Slice Collaboration Flow


∗ The evaluation after silicon wafer is an option.
  Development fee is quoted based on the request contents.
  Several options like super express, etc. are available (at different pricing)


Return to Top


PDK(Process Design Kit) Information

Tool Vendor List

Tool Vendor Cadence (∗1)

Cadence
SILVACO (∗2)

SILVACO
Cadence (∗1)

Cadence
Mentor (∗3)

Mentor
Framework OrCAD
16.3 (∗4)
Gateway
2.14.0.R
Virtuoso Analog Design Environment
IC6.1.5 (∗4)
-
Schematic
Editor
OrCAD Capture/Capture CIS
16.3 (∗4)
Gateway
2.14.0.R
Virtuoso Schematic Editor
IC6.1.5 (∗4)
-
Simulator
Engine
PSpice A/D
16.3 (∗4)
SmartSpice
4.7.12.R
Virtuoso Multi-Mode Simulation
MMSIM11.1 (∗4)
-
Layout
Editor
- Expert
4.10.3.R
Virtuoso Layout Suite
IC6.1.5 (∗4)
-
Layout
Verification
- Guardian
DRC: 4.1.0.3.R
LVS: 4.8.29.R
- Calibre
2008.4 (∗4)
LPE - Hipex
2.26.1.R
Cadence QRC Extraction
9.1.3-p003 (∗4)
Assura
4.1_USR2_HF11 (∗4)
-
  • ∗1 OrCAD and Virtuoso Analog Design Environment by Cadence Design Systems, Inc.
  • ∗2 Gateway by Silvaco, Inc.
  • ∗3 For Calibre software by Mentor, kindly refer to Mentor Graphics
  • ∗4 For the tool version, versions later than the above mentioned is recommended.
∗ The product brand and company name is the brand or registered brand of each company.

Return to Top


Device Specifications

0.8um BiCMOS process enables customers to design high performance IC easily.

Device Specification List
Item Specification
Process node 0.8um
Process type BiCMOS
Wafer size 6 inches / (8 inches)
NPN Vcc(max) < 14.4V
hFE 80 to 250
ft 3.5GHz
PNP structure Vertical
Vcc(max) < 14.4V
hFE 50 to 130
ft 1.5GHz
CMOS Vdd(max) 5.5V
Resistor tolerance Superior
Capacitor tolerance Superior
1 Time PROM Zener ZAP

Return to Top




This is an example of a simple wide bandwidth op-amp using only basic transistors.
Item NPN Input A-class OP-Amp 12V PNP Input A-class OP-Amp 12V
min typ max min typ max
Current consumption (mA) 0.15 0.15 0.15 0.15 0.15 0.16
Gain bandwidth product (MHz) 51 90 133 40 68 103
Phase margin (deg) 45 60 72 46 59 69
Voltage gain (dB) 53 55 - 47 49 -
Input dynamic range (V) - 10 - - 10 -
Maximum output voltage,
Upper limit (V)
- 11 - - 11 -
Maximum output voltage,
Lower limit(V)
- 1 - - 1 -
Slew rate (V/us) 13.7 14 14.2 13.9 14 14.5
Power supply voltage range 5 to 12V 5 to 12V
Circuit diagram Analog Master Slice NPN Circuit Analog Master Slice PNP Circuit

Return to Top


Document List

Design guide and trial evaluation design kit

Title Explanation Standard Analog
Leaflet Analog master slice introduction PDF
 
Design guide (Sample) Sample for design guide. Download
 
Design guide (Device specifications) Specification of each device characteristics. Download
 (For Registered Users)
Model parameter / Symbol library Typical model parameter and symbol library for PSpice Download
 (For Registered Users)
PDK explanation material Explanation material for PDK design tool based on vendor. Enquiry
 (For Registered Users)

Note: The above process design documents are for customer's reference and review before using our analog master slice service.
    There is no difference from the actual model however, tolerance information is not included.
    For the process design kit of actual design, please contact us.



Return to Top


Contact Us

If you want to ask about technical information , please click the link below to request with user registration.

As for the purchase, our worldwide sales companies are responsible for your support individually. (Such as delivery, custom OEM business, quality, and environment, so on)


Return to Top

Panasonic Semiconductor HomeSemiconductor > Products > Analog Master Slice Service